1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
executable("llvm-tblgen") {
deps = [
"//llvm/include/llvm/Config:llvm-config",
"//llvm/lib/Support",
"//llvm/lib/TableGen",
"//llvm/utils/TableGen/GlobalISel",
]
sources = [
"AsmMatcherEmitter.cpp",
"AsmWriterEmitter.cpp",
"AsmWriterInst.cpp",
"Attributes.cpp",
"CTagsEmitter.cpp",
"CallingConvEmitter.cpp",
"CodeBeadsGen.cpp",
"CodeEmitterGen.cpp",
"CodeGenDAGPatterns.cpp",
"CodeGenHwModes.cpp",
"CodeGenInstruction.cpp",
"CodeGenMapTable.cpp",
"CodeGenRegisters.cpp",
"CodeGenSchedule.cpp",
"CodeGenTarget.cpp",
"CompressInstEmitter.cpp",
"DAGISelEmitter.cpp",
"DAGISelMatcher.cpp",
"DAGISelMatcherEmitter.cpp",
"DAGISelMatcherGen.cpp",
"DAGISelMatcherOpt.cpp",
"DFAEmitter.cpp",
"DFAPacketizerEmitter.cpp",
"DirectiveEmitter.cpp",
"DisassemblerEmitter.cpp",
"ExegesisEmitter.cpp",
"FastISelEmitter.cpp",
"FixedLenDecoderEmitter.cpp",
"GICombinerEmitter.cpp",
"GlobalISelEmitter.cpp",
"InfoByHwMode.cpp",
"InstrDocsEmitter.cpp",
"InstrInfoEmitter.cpp",
"IntrinsicEmitter.cpp",
"OptEmitter.cpp",
"OptParserEmitter.cpp",
"OptRSTEmitter.cpp",
"PredicateExpander.cpp",
"PseudoLoweringEmitter.cpp",
"RegisterBankEmitter.cpp",
"RegisterInfoEmitter.cpp",
"SDNodeProperties.cpp",
"SearchableTableEmitter.cpp",
"SubtargetEmitter.cpp",
"SubtargetFeatureInfo.cpp",
"TableGen.cpp",
"Types.cpp",
"WebAssemblyDisassemblerEmitter.cpp",
"X86DisassemblerTables.cpp",
"X86EVEX2VEXTablesEmitter.cpp",
"X86FoldTablesEmitter.cpp",
"X86ModRMFilters.cpp",
"X86RecognizableInstr.cpp",
]
}
|
